
TCP463

4 Channel Serial Interface RS232/RS422

Version 1.0

User Manual

Issue 1.3

October 2005

D74463800

TEWS TECHNOLOGIES GmbH

Am Bahnhof 7
Phone: +49-(0)4101-4058-0
e-mail: info@tews.com

25469 Halstenbek / Germany
Fax: +49-(0)4101-4058-19
www.tews.com

TEWS TECHNOLOGIES LLC

1 E. Liberty Street, Sixth Floor
Phone: +1 (775) 686 6077
e-mail: usasales@tews.com

Reno, Nevada 89504 / USA
Fax: +1 (775) 686 6024
www.tews.com

TCP463-10

4 Channel Serial RS232, front panel I/O

TCP463-11

4 Channel Serial RS422, front panel I/O

TCP463-12

2 Channel Serial RS232, 2 Channel Serial RS422, front panel I/O

TCP463-20

4 Channel Serial RS232, front panel and J2 I/O

TCP463-21

4 Channel Serial RS422, front panel and J2 I/O

TCP463-22

2 Channel Serial RS232, 2 Channel Serial RS422, front panel and J2 I/O

This document contains information, which is proprietary to TEWS TECHNOLOGIES GmbH. Any reproduction without written permission is forbidden.

TEWS TECHNOLOGIES GmbH has made any effort to ensure that this manual is accurate and complete. However TEWS TECHNOLOGIES GmbH reserves the right to change the product described in this document at any time without notice.

TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein.

Style Conventions

Hexadecimal characters are specified with prefix 0x, i.e. 0x029E (that means hexadecimal value 029E).

For signals on hardware products, an 'Active Low' is represented by the signal name with # following, i.e. IP_RESET#.

Access terms are described as:

W Write Only
 R Read Only
 R/W Read/Write
 R/C Read/Clear
 R/S Read/Set

©2004-2005 by TEWS TECHNOLOGIES GmbH

Issue	Description	Date
1.0	First Issue	October 2004
1.1	Expanded Configuration EEPROM data	November 2004
1.2	Expanded Configuration EEPROM data, I/O pinout clarification	April 2005
1.3	Front I/O pinout clarification	October 2005

Table of Contents

1	PRODUCT DESCRIPTION	5
2	TECHNICAL SPECIFICATION	6
3	LOCAL SPACE ADDRESSING	8
	3.1 XR17D154 Local Space Configuration	8
	3.2 Device Configuration Space	8
	3.2.1 UART Register Sets	9
	3.2.2 Device Configuration Registers	10
	3.2.3 UART Channel Configuration Registers	11
4	XR17D154 TARGET CHIP	13
	4.1 PCI Configuration Registers (PCR)	13
	4.2 Configuration EEPROM	14
5	CONFIGURATION HINTS	16
6	PROGRAMMING HINTS	17
	6.1 UART Baud Rate Programming	17
7	PIN ASSIGNMENT – I/O CONNECTOR	19
	7.1 Front Panel I/O Connector	19
	7.2 CPCI Back I/O	20
	7.2.1 TCP463-20	20
	7.2.2 TCP463-21	21
	7.2.3 TCP463-22	22

Table of Figures

FIGURE 1-1 : BLOCK DIAGRAM.....	5
FIGURE 2-1 : TECHNICAL SPECIFICATION.....	7
FIGURE 3-1 : XR17D154 LOCAL SPACE CONFIGURATION.....	8
FIGURE 3-2 : DEVICE CONFIGURATION SPACE.....	8
FIGURE 3-3 : UART REGISTER SET OFFSET	9
FIGURE 3-4 : UART REGISTER SET	9
FIGURE 3-5 : DEVICE CONFIGURATION REGISTERS	10
FIGURE 3-6 : UART CHANNEL CONFIGURATION REGISTERS	11
FIGURE 4-1 : PCI HEADER.....	13
FIGURE 4-2 : CONFIGURATION EEPROM TCP463-XX	14
FIGURE 4-3 : PHYSICAL CONFIGURATION EEPROM DATA	15
FIGURE 5-1 : UART INTERFACE MAPPING.....	16
FIGURE 6-1 : UART BAUD RATE PROGRAMMING	17
FIGURE 7-1 : I/O CONNECTOR PINOUT	19
FIGURE 7-2 : PIN ASSIGNMENT RJ45 FRONT PANEL I/O CONNECTOR.....	19
FIGURE 7-3 : PIN ASSIGNMENT TCP463-20 CPCI BACK I/O CONNECTOR (J2)	20
FIGURE 7-4 : PIN ASSIGNMENT TCP463-21 CPCI BACK I/O CONNECTOR (J2)	21
FIGURE 7-5 : PIN ASSIGNMENT TCP463-22 CPCI BACK I/O CONNECTOR (J2)	22

1 Product Description

The TCP463 is a standard 3U 32 bit CompactPCI module and offers 4 channels of high performance serial interface.

Three different standard modules are available: The TCP463-10 provides 4 RS232 interfaces. The TCP463-11 provides 4 RS422 interfaces. The TCP463-12 provides 2 RS232 and 2 RS422 interfaces.

Other configurations are available as factory build option on a per channel base.

All modules offer front panel I/O with four RJ45 connectors. The TCP463-2x modules offer additional J2 rear I/O. Each RS232 channel supports TxD, RxD, CTS, RTS, DTR, CD, DSR/RI and GND. Each RS422 channel supports RxD+/-, TxD+/- and GND.

Each channel has 64 byte transmit and receive FIFOs to significantly reduce the overhead required to provide data to and get data from the transmitters and receivers. The FIFO trigger levels are programmable and the baud rate is individually programmable up to 921.6 kbps for RS232 channels and 5.5296 Mbps for RS422 channels. The UART offers readable FIFO levels.

All channels generate interrupts on CompactPCI interrupt INTA. For fast interrupt source detection the UART provides a special Global Interrupt Source Register.

All serial channels use ESD protected transceivers up to $\pm 15\text{KV}$.

The TCP463 can operate with 3.3V and 5.0V PCI I/O signaling voltage.




Figure 1-1 : Block Diagram

2 Technical Specification

PMC Interface	
Mechanical Interface	Standard 3U 32 Bit CompactPCI module conforming to PICMG 2.0 R3.0
Electrical Interface	PCI Rev. 2.3 compliant 33 MHz / 32 bit PCI 3.3V and 5V PCI Signaling Voltage
On Board Devices	
PCI Target Chip	XR17D154 (Exar)
Quad UART	XR17D154 (Exar)
Transceiver	RS232: MAX3245E (or equivalent) RS422: MAX3087E (or equivalent)
I/O Interface	
Interface Type	Asynchronous serial interface
Number of Channels	4
Physical Interface	TCP463-x0: 4 RS232 TCP463-x1: 4 RS422 TCP463-x2: 2 RS232, 2 RS422
Serial Channel I/O Signals	RS232: TxD, RxD, RTS, CTS, DTR, CD, DSR/RI, GND RS422: TxD+/-, RxD+/-, GND
I/O Connector	4x RJ45 Modular Jack (AMP# 558250-1) TCP463-2x: additional 110 pol. CompactPCI back I/O (J2)
Front I/O Pinout	RS232: Compliant to TIA/EIA-561 (EIA-232D) RS422: Allows the use of a usual Ethernet crossover cable
Termination	RS422: 120Ω between RxD+ and RxD- of each channel
Programmable Baud Rates	RS232: up to 921.6 kbps RS422: up to 5.5296 Mbps
ESD Protection	RS232: ±15kV—Human Body Model ±8kV—IEC 1000-4-2, Contact Discharge ±15kV—IEC 1000-4-2, Air-Gap Discharge RS422: ±15kV—Human Body Model
Physical Data	
Power Requirements	TCP463-10: 30 mA typical @ +5V DC (no load) TCP463-11: 40 mA typical @ +5V DC (no load) TCP463-12: 35 mA typical @ +5V DC (no load)
Temperature Range	Operating -40°C to +85°C Storage -55°C to +125°C

MTBF	TCP463-10: 370 000 h TCP463-11: 320 000 h TCP463-12: 340 000 h TCP463-20: 350 000 h TCP463-21: 290 000 h TCP463-22: 310 000 h
Humidity	5 – 95 % non-condensing
Weight	123 g

Figure 2-1 : Technical Specification

3 Local Space Addressing

3.1 XR17D154 Local Space Configuration

The local on board addressable regions are accessed from the PCI side by using the XR17D154 local space.

XR17D154 PCI Base Address (Offset in PCI Configuration Space)	PCI Space Mapping	Size (Byte)	Port Width (Bit)	Endian Mode	Description
0 (0x10)	MEM	4096	32	BIG	Device Configuration Space

Figure 3-1 : XR17D154 Local Space Configuration

3.2 Device Configuration Space

PCI Base Address: XR17D154 PCI Base Address 0 (Offset 0x10 in PCI Configuration Space).

The TCP463 uses the Exar XR17D154 Quad UART to provide and control the 4 channels.

Device Configuration Space Content	PCI Address	Size (Bit)
UART 0 Register Set	PCI Base Address 0 + (0x0000 to 0x007F)	32
Device Configuration Registers	PCI Base Address 0 + (0x0080 to 0x009F)	32
UART 0 Register Set	PCI Base Address 0 + (0x0100 to 0x01FF)	32
UART 1 Register Set	PCI Base Address 0 + (0x0200 to 0x03FF)	32
UART 2 Register Set	PCI Base Address 0 + (0x0400 to 0x05FF)	32
UART 3 Register Set	PCI Base Address 0 + (0x0600 to 0x07FF)	32

Figure 3-2 : Device Configuration Space

All registers can be accessed in 8, 16 or 32 bit width with exception to one special case: When reading the receive data together with its LSR register content, the host must read them in 16 or 32 bits format in order to maintain integrity of the data byte with its associated error flags.

3.2.1 UART Register Sets

The Device Configuration Space provides a register set for each of the 4 UARTs.

UART Register Set	Register Set Offset
Serial Channel 0	0x0000
Serial Channel 1	0x0200
Serial Channel 2	0x0400
Serial Channel 3	0x0600

Figure 3-3 : UART Register Set Offset

Offset Address	Description	Access	Data Width
0x000 – 0x00F	UART Channel Configuration Registers First 8 registers are 16550 compatible	R/W	8, 16, 32
0x010 – 0x07F	Reserved	-	-
0x080 – 0x093	Channel 0: Device Configuration Registers All other channels: Reserved	R/W	8, 16, 32
0x094 – 0x0FF	Reserved	-	-
0x100	Read FIFO – 64 bytes of RX FIFO data	R	8, 16, 32
	Write FIFO – 64 bytes of TX FIFO data	W	8, 16, 32
0x140 – 0x17F	Reserved	-	-
0x180 – 0x1FF	Read FIFO with errors – 64 bytes of RX FIFO data + LSR	R	16, 32

Figure 3-4 : UART Register Set

3.2.2 Device Configuration Registers

The Device Configuration Registers control general operating conditions and monitor the status of various functions. This includes a 16 bit general purpose counter, multipurpose input/outputs (not supported by the TCP463), sleep mode, soft-reset and device identification, and revision. They are embedded inside the UART 0 Register Set.

Address	Register	Description	Access	Reset Value
0x080	INT0 [7:0]	Channel Interrupt Indicator	R	0x00
0x081	INT1 [15:8]	Interrupt Source Details	R	0x00
0x082	INT2 [23:16]		R	0x00
0x083	INT3 [31:24]		R	0x00
0x084	TIMERCNTL	Timer Control Register	R/W	0x00
0x085	TIMER	Reserved	-	0x00
0x086	TIMERLSB	Programmable Timer Value	R/W	0x00
0x087	TIMERMSB		R/W	0x00
0x088	8XMODE	Sampling Rate Select	R/W	0x00
0x089	REGA	Reserved	-	0x00
0x08A	RESET	UART Reset	W	0x00
0x08B	SLEEP	UART Sleep Mode Enable	R/W	0x00
0x08C	DREV	Device Revision	R	0x01
0x08D	DVID	Device Identification	R	0x28
0x08E	REGB	Simultaneous UART Write & EEPROM Interface	W	0x00
0x08F	MPIOINT	MPIO Interrupt Mask	R/W	0x00
0x090	MPIOLVL	MPIO Level Control	R/W	0x00
0x091	MPIO3T	MPIO Output Pin Tri-state Control	R/W	0x00
0x092	MPIOINV	MPIO Input Polarity Select	R/W	0x00
0x093	MPIOSEL	MPIO Input/Output Select	R/W	0xFF

Figure 3-5 : Device Configuration Registers

For a detailed description of the Device Configuration Registers please refer to the XR17D154 data sheet which is available on the Exar website (www.exar.com). The XR17D154 data sheet is also part of the TCP463-ED Engineering Documentation.

3.2.3 UART Channel Configuration Registers

Each UART channel has its own set of internal UART configuration registers for its own operation control and status reporting. The following table provides the register offsets within a register set, access types and access control:

Register Offset	Comment	Register	Access	Reset Value
16550 Compatible				
0x00	LCR[7] = 0	RHR – Receive Holding Register	R	0xXX
		THR – Transmit Holding Register	W	
	LCR[7] = 1	DLL – Baud Rate Generator Divisor Latch Low	R/W	0xXX
0x01	LCR[7] = 0	IER – Interrupt Enable Register	R/W	0x00
	LCR[7] = 1	DLM – Baud Rate Generator Divisor Latch High	R/W	0xXX
0x02		ISR – Interrupt Status Register	R	0x01
		FCR – FIFO Control Register	W	0x00
0x03		LCR – Line Control Register	R/W	0x00
0x04		MCR – Modem Control Register	R/W	0x00
0x05		LSR – Line Status Register	R	0x60
		Reserved	W	
0x06		MSR – Modem Status Register – Auto RS485 Delay (not supported by the TCP463)	R	0xX0
			W	
0x07	User Data	SPR – Scratch Pad Register	R/W	0xFF
Enhanced Registers				
0x08		FCTR – Feature Control Register	R/W	0x00
0x09		EFR – Enhanced Function Register	R/W	0x00
0x0A		TXCNT – Transmit FIFO Level Counter	R	0x00
		TXTRG – Transmit FIFO Trigger Level	W	
0x0B		RXCNT – Receiver FIFO Level Counter	R	0x00
		RXTRG – Receiver FIFO Trigger Level	W	
0x0C		Xchar – Xon, Xoff Received Flags	R	0x00
		Xoff-1 – Xoff Character 1	W	
0x0D		Reserved	R	0x00
		Xoff-2 – Xoff Character 2	W	
0x0E		Reserved	R	0x00
		Xon-1 – Xon Character 1	W	
0x0F		Reserved	R	0x00
		Xon-2 – Xon Character 2	W	

Figure 3-6 : UART Channel Configuration Registers

The address for a UART Channel Configuration Register *x* in a UART Register Set for channel *y* is:

PCI Base Address 0 (PCI Base Address for the UART Register Space)

+ UART Register Set Offset for *channel y*

+ Register Offset for *register x*

Addressing example:

The address for the LCR register of UART channel 2 is:

PCI Base Address (PCI Base Address for the Device Configuration Space)

+ 0x0400 (Offset of the UART register set for serial channel 2)

+ 0x0003 (Offset of the LCR register within a UART register set)

For a detailed description of the serial channel registers please refer to the XR17D154 data sheet which is available on the Exar website (www.exar.com). The XR17D154 data sheet is also part of the TCP463-ED Engineering Documentation.

4 XR17D154 Target Chip

4.1 PCI Configuration Registers (PCR)

PCI CFG Register Address	Write '0' to all unused (Reserved) bits							PCI writeable	Initial Values (Hex Values)	
	31	24	23	16	15	8	7			0
0x00	Device ID				Vendor ID				N	21CF 1498
0x04	Status				Command				Y	0080 0000
0x08	Class Code					Revision ID			N	070002 ??
0x0C	BIST	Header Type		PCI Latency Timer		Cache Line Size		N	00 00 00 00	
0x10	Memory Base Address Register (BAR)							Y	FFFFFF00	
0x14	I/O Base Address Register (Unimplemented)							N	00000000	
0x18	Base Address Register 0 (Unimplemented)							N	00000000	
0x1C	Base Address Register 1 (Unimplemented)							N	00000000	
0x20	Base Address Register 2 (Unimplemented)							N	00000000	
0x24	Base Address Register 3 (Unimplemented)							N	00000000	
0x28	Reserved							N	00000000	
0x2C	Subsystem ID			Subsystem Vendor ID				N	s.b. 1498	
0x30	Expansion ROM Base Address (Unimplemented)							N	00000000	
0x34	Reserved							N	00000000	
0x38	Reserved							N	00000000	
0x3C	Max_Lat	Min_Gnt	Interrupt Pin		Interrupt Line			Y[7:0]	00 00 01 00	

Figure 4-1 : PCI Header

```

Device-ID:      0x21CF    TCP463
Vendor-ID:      0x1498    TEWS TECHNOLOGIES
Revision ID:
Subsystem-ID:   0x000A    -10
                0x000B    -11
                0x000C    -12
                0x0014    -20
                0x0015    -21
                0x0016    -22
Subsystem
Vendor-ID:      0x1498    TEWS TECHNOLOGIES
  
```

4.2 Configuration EEPROM

After power-on or PCI reset, the XR17D154 loads initial configuration register data from the on board configuration EEPROM.

The configuration EEPROM contains the following configuration data:

- Vendor ID
- Vendor Device ID
- SubSystem Vendor ID
- SubSystem Device ID

See the XR17D154 Manual for more information.

Address	Configuration Register	Configuration Register Offset	Value
0x00	Vendor ID	0x02	0x1498
0x01	Device ID	0x00	0x21CF
0x02	Subsystem Vendor ID	0x2E	0x1498
0x03	Subsystem ID	0x2C	s.b.

Figure 4-2 : Configuration EEPROM TCP463-xx

Subsystem-ID Value (Offset 0x0C):	TCP463-10	0x200A
	TCP463-11	0x200B
	TCP463-12	0x200C
	TCP463-20	0x2014
	TCP463-21	0x2015
	TCP463-22	0x2016

The words following the configuration data contain:

- The module version and revision
- The UART clock frequency in Hz
- The physical interface attached to the serial channels
- The maximal baud rate of the transceivers in bps
- The supported control signals of the serial channels

For the physical interfaces and the control signals applies: Bit 3 represents UART channel 4 and bit 0 represents UART channel 1. The appropriate bit is set to '1' for each UART channel attached to the physical interface represented by the word. Bit 15 to bit 4 are always '0'.

Address	Configuration Register	TCP463-10	TCP463-11	TCP463-12
0x04	Module Version	0x0100	0x0100	0x0100
0x05	Module Revision	0x0000	0x0000	0x0000
0x06	EEPROM Revision	0x0001	0x0001	0x0001
0x07	Oscillator Frequency (high)	0x02A3	0x02A3	0x02A3
0x08	Oscillator Frequency (low)	0x0000	0x0000	0x0000
0x09-0x0F	Reserved	-	-	-
0x10	RS232 Channels	0x000F	0x0000	0x0003
0x11	RS422 Channels	0x0000	0x000F	0x000C
0x12	TTL Channels	0x0000	0x0000	0x0000
0x13	RS485 Full Duplex Channels	0x0000	0x0000	0x0000
0x14	RS485 Half Duplex Channels	0x0000	0x0000	0x0000
0x15-0x1E	Reserved	-	-	-
0x1F	Programmable Interfaces	0x0000	0x0000	0x0000
0x20	Max Data Rate RS232 (high)	0x000F	0x000F	0x000F
0x21	Max Data Rate RS232 (low)	0x4240	0x4240	0x4240
0x22	Max Data Rate RS422 (high)	0x0098	0x0098	0x0098
0x23	Max Data Rate RS422 (low)	0x9680	0x9680	0x9680
0x24	Max Data Rate TTL (high)	0x0098	0x0098	0x0098
0x25	Max Data Rate TTL (low)	0x9680	0x9680	0x9680
0x26	Max Data Rate RS485 Full Duplex (high)	0x0000	0x0000	0x0000
0x27	Max Data Rate RS485 Full Duplex (low)	0x0000	0x0000	0x0000
0x28	Max Data Rate RS485 Half Duplex (high)	0x0000	0x0000	0x0000
0x29	Max Data Rate RS485 Half Duplex (low)	0x0000	0x0000	0x0000
0x2A-0x2F	Reserved	-	-	-
0x30	RxD & TxD	0x000F	0x000F	0x000F
0x31	RTS & CTS	0x000F	0x0000	0x0003
0x32	Full modem	0x000F	0x0000	0x0003
0x33-0x37	Reserved	-	-	-
0x38	Enhanced RTS & CTS (Front or Back I/O only)	0x0000	0x000F	0x000C
0x39	Enhanced Full modem (Front or Back I/O only)	0x0000	0x0000	0x0000
0x3A	Channels with enhanced RTS & CTS Support for RS232 only	0x0000	0x0000	0x0000
0x3B-0x3F	Reserved	-	-	-

Figure 4-3 : Physical Configuration EEPROM Data

5 Configuration Hints

The following chart shows the UART interface mapping of the different variants of the TCP463.

	TCP463-10		TCP463-11		TCP463-12	
	RS232	RS422	RS232	RS422	RS232	RS422
UART1	X			X	X	
UART2	X			X	X	
UART3	X			X		X
UART4	X			X		X

Figure 5-1 : UART interface mapping

Other configurations are available as factory build option on a per channel base.

RS422 channels provide on board 120Ω termination resistors. Do not apply additional external termination resistors here.

6 Programming Hints

6.1 UART Baud Rate Programming

Each of the 4 UART channels of the TCP463 provides a programmable Baud Rate Generator. The clock of the XR17D154 UART can be divided by any divisor from 1 to $2^{16} - 1$. The divisor can be programmed by the UART channel DLM (Divisor MSB) and DLL (Divisor LSB) registers. After a reset bit 7 of the UART channels MCR register defaults to '0' and the divisor value is 0xFFFF.

The basic formula of baud rate programming is:

$$\text{Baud Rate} = \frac{44.2368\text{MHz}}{16 \cdot \text{Divisor} \cdot (1 + 3 \cdot \text{MCR}[7])}$$

Examples for standard baud rates are given in following chart:

Baud Rate MCR[7] = 0	Baud Rate MCR[7] = 1	Divisor	DLM Value	DLL Value
400	100	0x1B00	0x1B	0x00
600	150	0x1200	0x12	0x00
1200	300	0x0900	0x09	0x00
2400	600	0x0480	0x04	0x80
4800	1200	0x0240	0x02	0x40
9600	2400	0x0120	0x01	0x20
19.2k	4800	0x0090	0x00	0x90
38.4k	9600	0x0048	0x00	0x48
57.6k	14.4k	0x0030	0x00	0x30
115.2k	28.8k	0x0018	0x00	0x18
230.4k	57.6k	0x000C	0x00	0x0C
460.8k	115.2k	0x0006	0x00	0x06
921.6k	230.4k	0x0003	0x00	0x03
1382.4k	345.6k	0x0002	0x00	0x02
2764.8k	691.2k	0x0001	0x00	0x01

Figure 6-1 : UART Baud Rate Programming

To calculate a divisor value for a given baud rate, use following formula:

$$\text{Divisor} = \frac{44.2368\text{MHz}}{16 \cdot \text{Baud Rate} \cdot (1 + 3 \cdot \text{MCR}[7])}$$

The sampling rate for a UART channel can be set to 8x (normal operation is 16x) in the 8XMODE register. Transmit and receive data rates will double by selecting 8x sample rate.

The maximum achievable baud rate is 5.5296 Mbps (Divisor = 0x0001 & 8x sampling rate).

These steps should be used to modify the DLM, DLL registers of an UART channel:

1. Write 0x80 to the LCR register of the UART channel (enable access to the DLM, DLL registers).
2. Program the DLM, DLL registers of the UART channel.
3. Write normal operation byte value to the LCR register of the UART channel.

These steps should be used to modify MCR register bit 7 of an UART channel (set baud rate generator prescaler):

1. Set UART channel EFR register bit 4 to '1' (enable modification of MCR register bits 5-7).
2. Modify UART channel MCR register bit 7.
3. Set UART channel EFR register bit 4 to '0' (latch modified MCR register setting).

Note that the maximum baud rate for RS232 channel is 921.6 kps. Thus the minimum divisor value for RS232 channels is 0x0003 with MCR[7] = 0.

7 Pin Assignment – I/O Connector

Connect channel I/O either to front I/O or J2 back I/O at a time. Do not connect an I/O channel to both front I/O connector and J2 back I/O connector at the same time.

RS422 channels provide on board 120Ω termination resistors. Do not apply additional external termination resistors here.

WARNING! The use of the J2 connector (TCP463-2x) precludes the use of 64 bit CompactPCI backplanes.

7.1 Front Panel I/O Connector

The TCP463 front panel I/O connector is a RJ45 modular jack connector (e.g. AMP# 558250-1).




Figure 7-1 : I/O Connector Pinout

Pin	Signal RS232	Signal RS422
1	DSR/RI	-
2	CD	-
3	DTR	TxD+
4	GND	GND
5	RxD	+5V Termination Supply (unfused)
6	TxD	TxD-
7	CTS	RxD+
8	RTS	RxD-

Figure 7-2 : Pin Assignment RJ45 Front Panel I/O Connector

The RS232 pinout is compliant to TIA/EIA-561 (EIA-232D).

The DSR/RI signal is connected with the DSR and RI transceiver inputs, making both DSR and RI available at the UART. This leaves the choice which signal to use in an application.

7.2 CPCI Back I/O

7.2.1 TCP463-20

Pos.	F	E	D	C	B	A
22	GND	not used	not used	not used	not used	not used
21	GND	not used	not used	not used	not used	not used
20	GND	not used	not used	not used	not used	not used
19	GND	not used	not used	not used	not used	not used
18	GND	not used	not used	not used	not used	not used
17	GND	not used	not used	not used	not used	not used
16	GND	not used	not used	not used	not used	not used
15	GND	not used	not used	not used	not used	not used
14	GND	+5V	+5V	+3,3V	+3,3V	+3,3V
13	GND	GND	TxD1	RxD1	RTS1	CTS1
12	GND	GND	CD1	DTR1	DSR/RI1	not used
11	GND	GND	TxD2	RxD2	RTS2	CTS2
10	GND	GND	CD2	DTR2	DSR/RI2	not used
9	GND	GND	TxD3	RxD3	RTS3	CTS3
8	GND	GND	CD3	DTR3	DSR/RI3	not used
7	GND	GND	TxD4	RxD4	RTS4	CTS4
6	GND	GND	CD4	DTR4	DSR/RI4	not used
5	GND	GND	+5V	not used	not used	not used
4	GND	not used	not used	not used	not used	not used
3	GND	not used	not used	not used	not used	not used
2	GND	not used	not used	not used	not used	not used
1	GND	not used	not used	not used	not used	V/I/O

Figure 7-3 : Pin Assignment TCP463-20 cPCI Back I/O Connector (J2)

The DSR/RI signals are connected with the DSR and RI transceiver inputs, making both DSR and RI available at the UART. This leaves the choice which signal to use in an application.

WARNING! The use of the J2 connector (TCP463-2x) precludes the use of 64 bit CompactPCI backplanes.

7.2.2 TCP463-21

Pos.	F	E	D	C	B	A
22	GND	not used	not used	not used	not used	not used
21	GND	not used	not used	not used	not used	not used
20	GND	not used	not used	not used	not used	not used
19	GND	not used	not used	not used	not used	not used
18	GND	not used	not used	not used	not used	not used
17	GND	not used	not used	not used	not used	not used
16	GND	not used	not used	not used	not used	not used
15	GND	not used	not used	not used	not used	not used
14	GND	+5V	+5V	+3,3V	+3,3V	+3,3V
13	GND	GND	TxD1-	TxD1+	RxD1-	RxD1+
12	GND	GND	RTS1-	RTS1+	CTS1-	CTS1+
11	GND	GND	TxD2-	TxD2+	RxD2-	RxD2+
10	GND	GND	RTS2-	RTS2+	CTS2-	CTS2+
9	GND	GND	TxD3-	TxD3+	RxD3-	RxD3+
8	GND	GND	RTS3-	RTS3+	CTS3-	CTS3+
7	GND	GND	TxD4-	TxD4+	RxD4-	RxD4+
6	GND	GND	RTS4-	RTS4+	CTS4-	CTS4+
5	GND	GND	+5V	not used	not used	not used
4	GND	not used	not used	not used	not used	not used
3	GND	not used	not used	not used	not used	not used
2	GND	not used	not used	not used	not used	not used
1	GND	not used	not used	not used	not used	VI/O

Figure 7-4 : Pin Assignment TCP463-21 cPCI Back I/O Connector (J2)

The DSR/RI signals are connected with the DSR and RI transceiver inputs, making both DSR and RI available at the UART. This leaves the choice which signal to use in an application.

WARNING! The use of the J2 connector (TCP463-2x) precludes the use of 64 bit CompactPCI backplanes.

7.2.3 TCP463-22

Pos.	F	E	D	C	B	A
22	GND	not used	not used	not used	not used	not used
21	GND	not used	not used	not used	not used	not used
20	GND	not used	not used	not used	not used	not used
19	GND	not used	not used	not used	not used	not used
18	GND	not used	not used	not used	not used	not used
17	GND	not used	not used	not used	not used	not used
16	GND	not used	not used	not used	not used	not used
15	GND	not used	not used	not used	not used	not used
14	GND	+5V	+5V	+3,3V	+3,3V	+3,3V
13	GND	GND	TxD1	RxD1	RTS1	CTS1
12	GND	GND	CD1	DTR1	DSR/RI1	not used
11	GND	GND	TxD2	RxD2	RTS2	CTS2
10	GND	GND	CD2	DTR2	DSR/RI2	not used
9	GND	GND	TxD3-	TxD3+	RxD3-	RxD3+
8	GND	GND	RTS3-	RTS3+	CTS3-	CTS3+
7	GND	GND	TxD4-	TxD4+	RxD4-	RxD4+
6	GND	GND	RTS4-	RTS4+	CTS4-	CTS4+
5	GND	GND	+5V	not used	not used	not used
4	GND	not used	not used	not used	not used	not used
3	GND	not used	not used	not used	not used	not used
2	GND	not used	not used	not used	not used	not used
1	GND	not used	not used	not used	not used	VI/O

Figure 7-5 : Pin Assignment TCP463-22 cPCI Back I/O Connector (J2)

The DSR/RI signals are connected with the DSR and RI transceiver inputs, making both DSR and RI available at the UART. This leaves the choice which signal to use in an application.

WARNING! The use of the J2 connector (TCP463-2x) precludes the use of 64 bit CompactPCI backplanes.